You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
# ARM’s Scalable Vector Extensions: A Critical Look at SVE2 For Integer Workloads
2
3
[Scalable Vector Extensions](https://developer.arm.com/tools-and-software/server-and-hpc/compile/arm-instruction-emulator/resources/tutorials/sve) (SVE) is ARM’s latest [SIMD](https://en.wikipedia.org/wiki/SIMD) extension to their instruction set, which was [announced back in 2016](https://community.arm.com/developer/tools-software/hpc/b/hpc-blog/posts/technology-update-the-scalable-vector-extension-sve-for-the-armv8-a-architecture). A follow-up SVE2 extension was [announced in 2019](https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/new-technologies-for-the-arm-a-profile-architecture), designed to incorporate all functionality from ARM’s current primary SIMD extension, NEON (aka ASIMD).
4
5
Despite being announced 5 years ago, there is currently no *generally available* CPU which supports any form of SVE (which excludes the [Fugaku supercomputer](https://www.fujitsu.com/global/about/innovation/fugaku/) as well as in-preview platforms like [Graviton3](https://aws.amazon.com/about-aws/whats-new/2021/11/amazon-ec2-c7g-instances-aws-graviton3-processors/)).