We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Forked from YosysHQ/sby
SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
Python
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
SystemVerilog 1.9k 756
nRF24L01+ CircuitPython library ported from Micropython.
Python 2 4
👨👦🔗 Clone and link script
Creating and demonstrating hybrid images with OpenCV and Python3.
Python 24 18
Library for radio module and part III project solution.
C 2
There was an error while loading. Please reload this page.