We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Gemini AI IP Development
HTML
Some example VHDL code for ECE students at Cal State University at Northridge (CSUN)
SystemVerilog
My emacs setup and files
Emacs Lisp
Picoblaze projects on a Basys3
Verilog 6 2
AXI4 BFM in Verilog
Verilog 37 19
Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
Verilog 13 2
There was an error while loading. Please reload this page.