pratik-mhasawade (pratik.m21) · GitHub
Skip to content
View pratik-mhasawade's full-sized avatar
2 followers · 2 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Highlights

  • Pro

Block or report pratik-mhasawade

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
pratik-mhasawade/README.md

Hey, I'm Pratik Mhasawade

Frontend VLSI Design & Verification | FPGA | Embedded & Edge-AI | RISC-V

Verilog, SystemVerilog, C, Python, Perl

Focused on building scalable, high-performance hardware systems for next-generation computing

Pinned Loading

  1. c2s-grand-challenge-2025 c2s-grand-challenge-2025 Public

  2. opencore opencore Public

    A custom-designed RISC processor built from scratch using Verilog & SV . This CPU demonstrates fundamental computer architecture principles, featuring a modular datapath and FSM-based control logic…

    Verilog

  3. mem-controller-verification mem-controller-verification Public

  4. Pipelined-Matrix-Multiplication-Accelerator-4x4 Pipelined-Matrix-Multiplication-Accelerator-4x4 Public

    Verilog 1