We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Package manager and build abstraction tool for FPGA/ASIC development
Python 1.4k 270
SERV - The SErial RISC-V CPU
Verilog 1.8k 251
An abstraction library for interfacing EDA tools
Python 762 226
FuseSoC standard core library
162 42
FuseSoC-based SoC for VeeR EH1 and EL2
Verilog 339 73
A collection of core generators to use with FuseSoC
Python 18 14
There was an error while loading. Please reload this page.