We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
System Verilog code describing a fully combinational binarized neural network.
SystemVerilog 36 14
Forked from ARM-software/CMSIS_5
INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target
C 18 9
There was an error while loading. Please reload this page.