fkhalek · GitHub
Skip to content
View fkhalek's full-sized avatar

Block or report fkhalek

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog

  2. raven-picorv32 raven-picorv32 Public

    Forked from efabless/raven-picorv32

    Silicon-validated SoC implementation of the PicoSoc/PicoRV32

    Verilog

  3. neorv32 neorv32 Public

    Forked from stnolting/neorv32

    A small and customizable full-scale rv32imacuZicsr_Zifencei RISC-V CPU and SoC written in platform-independent VHDL.

    VHDL

  4. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog

  5. cpu cpu Public

    Forked from ejrh/cpu

    A very primitive but hopefully self-educational CPU in Verilog

    Verilog

  6. learn-fpga learn-fpga Public

    Forked from BrunoLevy/learn-fpga

    Learning FPGA, yosys, nextpnr, and RISC-V

    C++