Popular repositories Loading

1. SoC_Demo SoC_Demo Public

   Step by step to complete the design of the reduced instryction set CPU and FPGA impementation.

   Verilog 1

2. hls_design hls_design Public

   C++ 1

3. wyp7788.github.io wyp7788.github.io Public

   HTML

4. blog_picture blog_picture Public

   Blog picture

5. Embedded-System-Standalone-Flow-Design-using-Zynq Embedded-System-Standalone-Flow-Design-using-Zynq Public

   Forked from xupgit/Zynq-Design-using-Vivado

   This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.

   HTML

6. fpga_labs_sp22 fpga_labs_sp22 Public

   Forked from EECS150/fpga_labs_sp22

   Verilog