Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
synthesiseable ieee 754 floating point library in verilog
Verilog 756 156
Build a SDR SW/MW/LW Receiver with a Raspberry Pi Pico
C++ 539 92
FPGA Design Suite based on C to Verilog design flow.
Python 250 47
A collection of cool projects to make!
G-code 229 32
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
VHDL 128 15
FPGA based transmitter
Verilog 108 14
There was an error while loading. Please reload this page.