Popular repositories Loading

1. BrianHG-DDR3-Controller BrianHG-DDR3-Controller Public

   Forked from DECAfpga/BrianHG-DDR3-Controller

   DDR3 Controller, 16 read, 16 write ports, configurable widths, priority, auto-burst size & smart cache for each port. Fully documented source code. TestBenches included.

   SystemVerilog 2

2. tang_nano_9k_test tang_nano_9k_test Public

   LiteX + Tang nano 9K run under Windows powershell/WSL

   Python 2

3. mriscv mriscv Public

   RISC-V RV32I[C] CPU (Apache-2.0) - Merlin

   Verilog 1 1

4. xcrypto xcrypto Public

   Forked from scarv/xcrypto

   XCrypto: a cryptographic ISE for RISC-V

   Verilog 1

5. OpenROAD-example OpenROAD-example Public

   Forked from helloworld1983/OpenROAD-example

   Hello World

   Verilog 1

6. deca-mandelbrot deca-mandelbrot Public

   Forked from amaranth-farm/fpga-mandelbrot

   The Terasic DECA board as a mandelbrot acceleerator

   Python 1