Ziuwar (Andreas) · GitHub
Skip to content
View Ziuwar's full-sized avatar
  • Germany

Block or report Ziuwar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Ziuwar/README.md
  • 👋 Hi, I’m @Andreas
  • 👀 I’m interested in programming and hardware design.

Pinned Loading

  1. PcbLayoutExamples PcbLayoutExamples Public

    A few PCBs I designed.

  2. KiCadLib KiCadLib Public

    Customized KiCad library.

    Python

  3. VunitAutomatedTestbench VunitAutomatedTestbench Public

    An expanded vunit script for automated testrun, image creation (gtkwave), coverage (ModelSim) and document generation (doxygen).

    VHDL 1

  4. VhdlModuleGen VhdlModuleGen Public

    Creates a VHDL source file and VUNIT testbench file as specified by the user input.

    Python 1