SathvikSat (Sathvik Suresh) · GitHub
Skip to content
View SathvikSat's full-sized avatar
14 followers · 43 following
  • Technical University Munich
  • Munich, Germany
  • 23:58 (UTC -12:00)
  • X @sathviksat

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Highlights

  • Pro

Block or report SathvikSat

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. stuwerk01_tum stuwerk01_tum Public

    StudentWerk 01 Python Automation for RISC_V Inst set

    Python 1 1

  2. xxv_open_nic_driver xxv_open_nic_driver Public

    Xilinx Open NIC driver to support XXV 10G/25G IP with Open NIC design

  3. VerilogSystemDesignLab VerilogSystemDesignLab Public

    Verilog System Design Lab 2023, TUM

  4. Ece-Sancar/ACNN-using-PL Ece-Sancar/ACNN-using-PL Public

    C++

  5. open-nic-shell open-nic-shell Public

    Forked from Xilinx/open-nic-shell

    AMD OpenNIC Shell includes the HDL source files

    SystemVerilog

  6. Ece-Sancar/hls1 Ece-Sancar/hls1 Public

    C++