You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The repository hosts an ongoing project dedicated to the development of an implementation for the Advanced Encryption Standard (AES) 128-bit block cipher in UART communication. Please be advised th…
The repository contain the RTL design for an In-memory computing unit that is capable of performing parallel addition and multiplication. The implementation is done in verilog HDL. Current RTL desi…