Popular repositories Loading

1. fusa_cpu fusa_cpu Public

   Single cycle RISC lockstep CPU with comparator and watchdog

   Verilog

2. uvm_fifo_verification uvm_fifo_verification Public

   SystemVerilog/UVM verification environment for a synchronous FIFO, built as a hands-on verification learning project.

   SystemVerilog