FilipGembec-dev (Verilog Enjoyer) · GitHub
Skip to content
View FilipGembec-dev's full-sized avatar
🦎
Coding
🦎
Coding
6 followers · 5 following

Achievements

Achievement: Quickdraw

Achievements

Achievement: Quickdraw

Block or report FilipGembec-dev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
FilipGembec-dev/README.md

Popular repositories Loading

  1. UART_and_phraser_test UART_and_phraser_test Public

    An example of phrasing incoming bytes from an UART

    Verilog 1

  2. FilipGembec-dev FilipGembec-dev Public

    Config files for my GitHub profile.

  3. FPGA-soft-processor FPGA-soft-processor Public

    A soft processor designed for use with a Digilent Arty A7 100t FPGA dev board coded in Verilog

    HTML

  4. FPGA-computer-vision FPGA-computer-vision Public

    A simple project demonstrating simple neural network principles implemented in a FPGA enviroment.

    HTML

  5. explicit_hdl_modeling_processor explicit_hdl_modeling_processor Public

    This project displays designing a processor uusing explicit verilog expressions in the state machine.

    Verilog

  6. GembProc GembProc Public

    Custom 8 bit processor coded in Verilog

    C++